



Shark Bay Platform

MS-1763 Ver.0A 2012/10/24

Page 01:	Block Diagram
Page 02:	Platform
Page 03:	History
Page 04:	CPU(DMI,PEG,FDI/CLK,MISC,JTAG)
Page 05:	Processor (DDR3)
Page 06:	Processor (Power/Gnd)
Page 07:	Processor (Display/Reserved)
Page 08:	DDR3 SODIMM A0
Page 09:	DDR3 SODIMM A1
Page 10:	DDR3 SODIMM B0
Page 11:	DDR3 SODIMM B1
Page 12:	Lynx Point (HDA,JTAG,SATA)
Page 13:	Lynx Point (Clock/LPC,SMBUS)
Page 14:	Lynx Point (DMI,FDI/PCI,DDI)
Page 15:	Lynx Point (GPIO,MISC/Gnd)
Page 16:	Lynx Point (PCIE,USB)
Page 17:	Lynx Point (Power)
Page 18:	MXM 3.0 Slot Part A,C
Page 19:	MXM 3.0 Slot Part B/CRT
Page 20:	eDP to LVDS
Page 21:	HDMI/WLAN/BT/USB/ODD/CAM
Page 22:	KBC/EC/uP (ene3930)
Page 23:	LED Driver IC/Controller/TPM
Page 24:	USB3.0/iPAD Charger/DP
Page 25:	Card Reader/TP/HDD/FAN
Page 26:	Azalia Codec(ALC892)
Page 27:	Audio Amp/Giga LAN
Page 28:	Battery Select/Charger
Page 29:	System Power
Page 30:	+1.35VDIMM/+0.675VRUN
Page 31:	+1.05VRUN/+1.5VRUN
Page 32:	CPU Core Power(ISL95812HRZ)
Page 33:	EMI/Screw
Page 34:	16F4A_HDD1
Page 35:	16F4B_IO/Audio Board
Page 36:	16F4C_HDD2
Page 37:	16F4D_Touch Pad L/R Key
Page 38:	Impedance/Clock Distribution
Page 39:	Power on Sequency
Page 40:	Power Down & MXM Sequence
Page 41:	Power Diagram
Page 42:	Power Delivery Chart




Board Diagram



Voltage Rails			
Power Plane	Voltage	Active In	Description
PWR_SRC	19V or 12 V	S0, S3-S5	Power Source
+5VALW	5V	S0, S3-S5	
+3VALW	3.3V	S0, S3-S5	
+5VSUS	5V	S0, S3	
+3VSUS	3.3V	S0, S3	
+1_35VDIMM	1.35V	S0, S3	DDR3L Power
+5VRUN	5V	S0	
+3VRUN	3.3V	S0	
+1_5VRUN	1.5V	S0	PCH Power for I/O
+12V_FAN	12V	S0	Fan Power
+15V	15V	S0	LED Keyboard Power
+0_675VRUN	0.675V	S0	
+1_05VRUN	1.05V	S0	
+VCC_CORE	1.2V	S0	Processor Core Power Rail

Net Naming Conventions
Suffix
= Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

Power States						
	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+V*SUS	+V*RUN
S0 (Full on)	High	High	High	On	On	On
S3 (Suspend to RAM)	Low	High	High	On	On	Off
S4 (Suspend to Disk)	Low	Low	High	On	Off	Off
S5 (Soft off)	Low	Low	Low	On	Off	Off




MS-17631 Change List


Date	Page	Description	Date	Page	Description	Date	Page	Description
2012.10.22								

MSI CONFIDENTIAL
60000014 RD(C)20110516001
FOR RMA維修(劉松林) ONLY




Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)






Haswell Processor (Power)



Haswell Processor (Gnd)



SODIMM #B0



The image displays the PCB layout of a 2000D-20NF1 device. The top half shows the component placement and pin connections, with a large red watermark reading "2000D-20NF1 IDENTICAL (C) 2011 0516 (鑒利松林)". The bottom half shows a detailed schematic of the power supply section, including the +1.35V DIMM and +1.35V DIMM1 sections.

Component Placement and Pin Connections:



- Top Left:** M.B. A8, M.B. A9, M.B. A10, M.B. A11, M.B. A12, M.B. A13, M.B. A14, M.B. A15.
- Top Right:** M.B. D06, M.B. D07, M.B. D08, M.B. D09, M.B. D10, M.B. D11, M.B. D12, M.B. D13, M.B. D14, M.B. D15, M.B. D16, M.B. D17, M.B. D18, M.B. D19, M.B. D20, M.B. D21, M.B. D22, M.B. D23, M.B. D24, M.B. D25, M.B. D26, M.B. D27, M.B. D28, M.B. D29, M.B. D30, M.B. D31, M.B. D32, M.B. D33, M.B. D34, M.B. D35, M.B. D36, M.B. D37, M.B. D38, M.B. D39, M.B. D40, M.B. D41, M.B. D42, M.B. D43, M.B. D44, M.B. D45, M.B. D46, M.B. D47, M.B. D48, M.B. D49, M.B. D50, M.B. D51, M.B. D52, M.B. D53, M.B. D54, M.B. D55, M.B. D56, M.B. D57, M.B. D58, M.B. D59, M.B. D60, M.B. D61, M.B. D62, M.B. D63, M.B. D64, M.B. D65, M.B. D66, M.B. D67, M.B. D68, M.B. D69, M.B. D70, M.B. D71, M.B. D72, M.B. D73, M.B. D74, M.B. D75, M.B. D76, M.B. D77, M.B. D78, M.B. D79, M.B. D80, M.B. D81, M.B. D82, M.B. D83, M.B. D84, M.B. D85, M.B. D86, M.B. D87, M.B. D88, M.B. D89, M.B. D90, M.B. D91, M.B. D92, M.B. D93, M.B. D94, M.B. D95, M.B. D96, M.B. D97, M.B. D98, M.B. D99, M.B. D100.
- Bottom Left:** M.B. D0390, M.B. D0391, M.B. D0392, M.B. D0393, M.B. D0394, M.B. D0395, M.B. D0396, M.B. D0397, M.B. D0398, M.B. D0399, M.B. D0400, M.B. D0401, M.B. D0402, M.B. D0403, M.B. D0404, M.B. D0405, M.B. D0406, M.B. D0407, M.B. D0408, M.B. D0409, M.B. D0410, M.B. D0411, M.B. D0412, M.B. D0413, M.B. D0414, M.B. D0415, M.B. D0416, M.B. D0417, M.B. D0418, M.B. D0419, M.B. D0420, M.B. D0421, M.B. D0422, M.B. D0423, M.B. D0424, M.B. D0425, M.B. D0426, M.B. D0427, M.B. D0428, M.B. D0429, M.B. D0430, M.B. D0431, M.B. D0432, M.B. D0433, M.B. D0434, M.B. D0435, M.B. D0436, M.B. D0437, M.B. D0438, M.B. D0439, M.B. D0440, M.B. D0441, M.B. D0442, M.B. D0443, M.B. D0444, M.B. D0445, M.B. D0446, M.B. D0447, M.B. D0448, M.B. D0449, M.B. D0450, M.B. D0451, M.B. D0452, M.B. D0453, M.B. D0454, M.B. D0455, M.B. D0456, M.B. D0457, M.B. D0458, M.B. D0459, M.B. D0460, M.B. D0461, M.B. D0462, M.B. D0463, M.B. D0464, M.B. D0465, M.B. D0466, M.B. D0467, M.B. D0468, M.B. D0469, M.B. D0470, M.B. D0471, M.B. D0472, M.B. D0473, M.B. D0474, M.B. D0475, M.B. D0476, M.B. D0477, M.B. D0478, M.B. D0479, M.B. D0480, M.B. D0481, M.B. D0482, M.B. D0483, M.B. D0484, M.B. D0485, M.B. D0486, M.B. D0487, M.B. D0488, M.B. D0489, M.B. D0490, M.B. D0491, M.B. D0492, M.B. D0493, M.B. D0494, M.B. D0495, M.B. D0496, M.B. D0497, M.B. D0498, M.B. D0499, M.B. D0500.
- Bottom Right:** M.B. D0501, M.B. D0502, M.B. D0503, M.B. D0504, M.B. D0505, M.B. D0506, M.B. D0507, M.B. D0508, M.B. D0509, M.B. D0510, M.B. D0511, M.B. D0512, M.B. D0513, M.B. D0514, M.B. D0515, M.B. D0516, M.B. D0517, M.B. D0518, M.B. D0519, M.B. D0520, M.B. D0521, M.B. D0522, M.B. D0523, M.B. D0524, M.B. D0525, M.B. D0526, M.B. D0527, M.B. D0528, M.B. D0529, M.B. D0530, M.B. D0531, M.B. D0532, M.B. D0533, M.B. D0534, M.B. D0535, M.B. D0536, M.B. D0537, M.B. D0538, M.B. D0539, M.B. D0540, M.B. D0541, M.B. D0542, M.B. D0543, M.B. D0544, M.B. D0545, M.B. D0546, M.B. D0547, M.B. D0548, M.B. D0549, M.B. D0550, M.B. D0551, M.B. D0552, M.B. D0553, M.B. D0554, M.B. D0555, M.B. D0556, M.B. D0557, M.B. D0558, M.B. D0559, M.B. D0560, M.B. D0561, M.B. D0562, M.B. D0563, M.B. D0564, M.B. D0565, M.B. D0566, M.B. D0567, M.B. D0568, M.B. D0569, M.B. D0570, M.B. D0571, M.B. D0572, M.B. D0573, M.B. D0574, M.B. D0575, M.B. D0576, M.B. D0577, M.B. D0578, M.B. D0579, M.B. D0580, M.B. D0581, M.B. D0582, M.B. D0583, M.B. D0584, M.B. D0585, M.B. D0586, M.B. D0587, M.B. D0588, M.B. D0589, M.B. D0590, M.B. D0591, M.B. D0592, M.B. D0593, M.B. D0594, M.B. D0595, M.B. D0596, M.B. D0597, M.B. D0598, M.B. D0599, M.B. D0600.

Schematic Details:


- Top Left:** SW DIM1, SW DIM1.
- Top Right:** +3.3VRLN, C127 00.1uF/0X0402, C122 X2C2.2uF/3X0603, TRUNC17 DDC3_DRVNRST#, TRUNC18LNC.
- Bottom Left:** +1.35V DIMM, R222 10K0402, R223 10K0402, C307 00.022uF/0X0402, DIMM_SM_VREF <58.10>.
- Bottom Right:** +1.35V DIMM1, C155 0.1uF/0X0402, C156 0.1uF/0X0402, C159 0.1uF/0X0402, C161 0.1uF/0X0402, C162 0.1uF/0X0402.

Labels and Notes:

- N13-2040750-L41**
- D0R3SDIMM-20NFS_BLACK**
- SDIMM1, SDIMM1.2**
- VERF: 20mil trace width & 20mil spacing**



Lynx Point (HDA,JTAG,SATA)



SATA	
Port	Device
0	mSATA Gen3(6Gb/s)
1	mSATA Gen3(6Gb/s)
2	ODD(Gen2)
3	NC
4	mSATA Gen3(6Gb/s)
5	To A board(Gen3)

Flash Descriptor Security Protect	
HDA_SDO	Low = Enable High = Disable


Signal has a weak internal pull-down
Note: The weak internal pull-down is disabled after PLTRST# deasserts.

SPK	The signal has a weak internal pull-down Note: The internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature)
-----	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Reserved for Codec use RUN.



HDA_SYNC signal also serves as a strap for selecting VRM voltage to the PCH.
The strap is sampled on the rising edge of RSMRST# signal.
Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vihmin at PCH input.
Therefore, platform may need to isolate this signal from the codec during the strap phase. The following example circuits maybe used to achieve this purpose.




Lynx Point (Clock)








PCIe devices or add cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIIECLKREQ# pin on PCH with 10 kΩ external pull-up resistor instead of No Connect.
Only PCIIECLKREQ#[2:1]# on PCH are core well powered. All other PCIIECLKREQ# are suspend well powered.





*Disable PCIE OBFF(BIOS)




Lynx Point (LPC, SMBUS)







Lynx Point (DMI, FDI)




Lynx Point (PCI, DDI)






BBS_BIT0	BBS_BIT1	BOOT BIOS LOCATION
0	0	LPC
0	1	RESERVED(NAND)
1	0	N/A
1	1	SP1




Lynx Point (GPIO,MISC)




Lynx Point (Gnd)



GPIO0 & 6 & 16 & 17 & 22 & 34 & 38 & 48 -If not used,require pull up 3VRLN
 GPIO57 -If not used,require pull up 3VSUS
 GPIO15--Not support AMT,Transport Layer Security Disable(High is support TLS,internal pull-down)
 GPIO27 is deep S4 & S5 weak up event,internal pull high & It's VCCFDIPLL internal VRM strapping pin
 GPIO35 --Define to EDID Select (If not used,require pull down)
 SATA2GP/GPIO36 (net name: FDI_OVRVLGT) & SATA3GP/GPIO37 (net name: SATA_ODD_PRSNT#)
 Sampled at Rising edge of PWRCK.
 Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
 NOTE: This signal should NOT be pulled high when strap is sampled




SATA3GP/GPIO37
 This signal has a weak internal pull-down.
 NOTE:
 The internal pull-down is disabled after PLTRST# deasserts.
 NOTE:
 This signal should not be pulled high when strap is sampled.





Lynx Point (PCIE,USB)




PCI-E	
Port	Device
3	Giga Lan
4	Mini PCIE-WLAN
5	Card Reader




USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	
1	2	USB 3.0 Port 2	Debug Port
2	5	USB 3.0 Port 3	
3			NC
4		WebCam (LVDS)	
5		USB 2.0 Port 5 (1763)	
6			NC
7			NC
8		USB 2.0 Port 5 (1763)	
9		USB 2.0 Port 5 (16F4)	Debug Port
10		TestPad	
11		EPF LED (8051)	
12		Mini PCIE-BT	
13			NC
	3		NC
	4		NC
	6		NC

Lynx Point (Power)











The change in AC capacitor value from 0.1uf to 0.22uf is to enable compatibility with future platforms having PCIE GEN3(8GT/s)




eDP to LVDS



HDMI




WLAN/BT




Pin 51 : SDB cancel, change to BT_PWR_ON

SLOT-MINIP03P-08PITCH
SLOT-MINIP03P-08PITCH
N11-0520070-A81




MS-1763 Co-Lay USB Port #2




FPC20P-B-0.5PITCH-1.0mm
N5A-20F0240-H06

ODD




SATA13PFC_BLACK
N5N-13F0100-AF2

WebCAM




KBC/EC/uP (ENE3930)


PU/PD




SW unmount





Capsensor Con




EC ROM




Debug Port




KB




For EMI




MotherBoard ID




Reserved




Solve AC Shutdown HW Control




All SYS PWRGD





USB3.0 Port 1





iPad Charger(Port1)







USB3.0 Port 2





USB3.0 Port 3











Display Port







Dual Mode Switch




Azailia Codec(ALC892)



Audio Amp(APA2051)







GIGA LAN(Big Foot BFN2200B)





System Power (3V,5V)


OCP 7A
MAX 6A

OCP 12A
MAX 10A







+1.05VRUN




+1.5VRUN




CPU Core Power(ISL95812HRZ)







EMI






Screw




Impedance Single End



Differential



Clock Distribution Internal Clock Mode



Power on Sequence


S5-S0

EC programming timing



S3-S0

EC programming timing




	Min	Max	Unit	Description
T1	150		mS	
T2	16		mS	
T3	1		mS	Timing set by PCH
t04	10		mS	
t07	100		mS	
t08		90	mS	
t09	30		uS	
t10	30		uS	
t13	5	650	mS	
t14	99		mS	EC Delay
t17	2	650	mS	
t18	1		mS	Timing set by PCH
t19	41		mS	Timing set by PCH
t20	2		mS	Timing set by PCH
t25	1	100	mS	
T5		800	uS	Follow MVP Spec
T4	2.5		mV/uS	Follow MVP Spec
t39		200	uS	
t40		500	uS	
t41	10		mS	


Power down Sequence

S0-S5

EC programming timing




S0-S3




	Min	Max	Unit	Description
Ta	30		uS	
Tb	30		uS	
Tf		500	ms	
Ti	40		nS	
Tj	5		uS	
Tk	100		nS	
Tn	30		uS	
Tr	500		uS	S5-RSMRST#
Tr	10		uS	
Ts	1		uS	
Tu	40		nS	
Tw	0		ms	


Power-Up Sequence For Optimus On MXM



Power-Down Sequence For Optimus On MXM



Power Diagram



DC_IN
Adaptor 180W

BQ24737
Charger

ISL95812HRZ
+VCC_CORE

N MOS
SM4370N

+VCC_CORE / 85A

N MOS
SM4373N

N MOS
SM4370N

+1.35VDIMM / 16.2A

N MOS
SM4373N

+0.675VRUN / 2A

TPS51216RUKR
+1.35VDIMM

TPS51211DSCR
+1.05V

N MOS
SM3316N

+1.05VRUN / 6.68A

N MOS
SM3316N

N MOS
SI4914BDY

+3VSUS / 9.586A

N MOS
AO4406AL

+3VRUN / 7.733A

N MOS
SM4370N

+5VSUS / 21.2A

N MOS
SM4373N

N MOS
AO4406AL

+5VRUN / 6.5A

TPS51125RGER
+3VALW/+5VALW

+3VALW / 20mA

KB3930QFB1	
VCC	3.3VALW 20mA

MAX17062ETB+T
+15V

AP1117
+12V

MP2138DQT
+1.5VRUN

+1.5VRUN / 624mA

MXM 3.1

PWR_SRC	19V 10A
3.3V	3VRUN 1A
5V	5VRUN 2.5A

ANX1122

3.3V	3VRUN 0.081mA
1.05V	1.05VRUN 0.11mA

TPM

VS_B	3VSUS 25mA
VDD	3VRUN 5mA

Camera

VCC	3VRUN 350mA
-----	-------------

MCU

VCC	3VRUN 25mA
-----	------------

P2501

VCC	3VRUN 25mA
-----	------------

Haswell (rPGA 947)

VCC_CORE	1.2V 85A
VDDQ	1.35V 4.2A

Lynx Point HM87

VCC3_3	3.3V 223mA
VCCIO	1.05V 6.67A
VCCVRM	1.5V 179mA
VCCDSW	3.3V 286mA
VCCADAC	1.5V 70mA

DDR 3L

VDDQ	1.35VDIMM 12A
VREF	0.675VRUN 2A

LVDS

VDD	3.3VRUN 2A
VLED	19V 1.5A

Realtek RTS5209

3V3_IN	3VRUN 300mA
--------	-------------

CPU FAN

VCC	12V 2.7A
-----	----------

ALC892-CG

VDD33	3VSUS 1mA
AVDD	5VSUS 60mA
DVDD	3VSUS 41mA

Amplifier

VDD	5VSUS 485mA
HVDD	3VRUN 5mA

Mini PCI-E

+3.3V	3VRUN 1.1A
+1.5V	1.5VRUN 375mA

USB Ports

USB 2.0*2	5VSUS 1.5A
USB 3.0*3	5VSUS 6A

Bigfoot E2200

VDD33	3VSUS 1.5A
-------	------------

SATA Ports

HDD	5VRUN 2A
ODD	5VRUN 2A
mSATA	3VRUN 2.7A

Power Name	Current
VCC_CORE	85A
1.35VDIMM	16.2A
0.675VRUN	2A
1.05VRUN	6.68A
3VSUS	6.886A
3VRUN	5.033A

Power Name	Current
5VSUS	21.22A
5VRUN	6.5A
15V	2.16A
12V	2.7A
1.5VRUN	624mA
3VALW	20mA